module top (SW[0]) complains but module top(SW) doesn't? Why?

Hi, I'm using Cyclone III on DE0, Quartus II. I was wondering where/how are the groupings of SW[0] to SW[9] done and combined into one signal of 10 bits named SW? Initially, I defined...