Forum Discussion

Honored Contributor

9 years ago

Module Declaration Question for Transceiver Design

Hi, I was hoping someone could answer a fairly simple question. Here is my module declaration code for a transceiver design: module xcvr_prbs ( //inputs input wire phy_mgmt_clk, input ...

Altera_Forum

Honored Contributor

9 years ago

There are two styles of module header declarations; one from Verilog-1995 where you might have to mention a port name up to three times, and the one you are using from Verilog-2001 and later where everything is in one place.

See http://stackoverflow.com/questions/12229477/why-are-output-nets-also-required-to-be-redeclared-as-either-wire-or-reg

Forum Discussion

Module Declaration Question for Transceiver Design

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register