Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

module cannot be declared more than once

After generating the .qsys file when I am trying to run the top module verilog file in quartus II it is giving error :Error (10228): Verilog HDL error at gmmpipe.v(6): module "gmmpipe" cannot be decl...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I answer the question 3 post before.

the 'if' statement means that if GMM_PIPES is "not" defined, your compiler include gmmpipe.v.

once gmmpipe.v is included, this file will not be included anymore, because GMM_PIPES is defined in gmmpipe.v

and you say that you didn't find gmmpipe module inside of gmmpipe.v.

did you check other files?

if you have *.v files on same directory of project-itself, whole files are read by QuartusII.