Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Modelsim warning and simulation

I get warning as below in gate level simulation using modelsim: Non-positive replication multiplier inside concat. Replication will be ignored I have no idea what is this. Can someone give s...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Do you set the correct timescale in your testbench & provide the appropriate clock frequency during gate level simulation?

I think you can bring out the internal signals to I/O port so that you are able to see your desire internal signal during gate level simulation.