Modelsim vs Quartus compiling speed

Analysis and elaboration will catch the same syntax errors that modelsim would find.

One of the biggest annoyances for long compilation problems is component mappings in VHDL. Using direct instantiation instead of components and mapping to an entity means the compiler will check the entity rather than the component, so the compiler can figure out the problem rather than the mapping/synthesis.