Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorModelSim "True Dual Port" Memory viewer weird
Hi everyone. I have a question for you all. I have a FPGA VHDL design using Cyclone III, in my design I used internal memory configured as true dual port RAM. I created the VHDL code, simu...
Altera_ForumHonored Contributor
Honored ContributorNo, I write data into Port B, after writing sequence finished then I read data inside memory from Port A. So I don't read data being written in the same time.
Darkwave, do you have any idea? thanks,...
