Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorModelSim "True Dual Port" Memory viewer weird
Hi everyone. I have a question for you all. I have a FPGA VHDL design using Cyclone III, in my design I used internal memory configured as true dual port RAM. I created the VHDL code, simu...
Altera_ForumHonored Contributor
Honored ContributorAre you of course reading port B after you've written it, right?
In the meanwhile you're not writing the same location you're reading, true?
