Modelsim resimulation after QuartusII synthesis

Hi all, I created a testbench for a VHDL module, then I simulated it with Modelsim. Now I have a problem: I synthesized the module with Quartus II, but now I've to do an after synthesis simula...