ModelSim fails to recognise internal component connections

I am trying to simulate in Modelsim (altera or xilinx web edition) a verilog only project consisting of top level and few components. All components have wire type outputs. The problem is that Mod...