Forum Discussion
Altera_Forum
Honored Contributor
15 years agorestart -f resets the simulator and allows you to start the simulation again, but doesn't recompile the VHDL files, at least not on my setup... If you modify the design I don't think it will be taken into account with a restart -f.