Altera_ForumHonored Contributor18 years agomodelsim 6.1g AE and port mapping Hi everybody, machine_com : entity communication PORT MAP ( clk => sysclk, E_com(7 downto 0) => diag(7 downto 0), S_com(19 downto 9) => V_inter(19 downto 9) ); The port S_com i...Show More
Recent DiscussionsReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)memory infer