Altera_ForumHonored Contributor18 years agomodelsim 6.1g AE and port mapping Hi everybody, machine_com : entity communication PORT MAP ( clk => sysclk, E_com(7 downto 0) => diag(7 downto 0), S_com(19 downto 9) => V_inter(19 downto 9) ); The port S_com i...Show More
Recent DiscussionsQuartus - Users getting license Notification with new license appliedDuplicate_hierarchy_depth / duplicate_registerQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?Unable to download Quartus