ModelSim - Force statement in testbench

How can I force a node in the vhdl code during simulation.

tried this in test bench, no luck, get unknown identifier.

nc_force ("I1:mode1", '1');

I can do i manually in the modelsim window:

force -freeze I1\mode1 1

I would prefer have the command in the testbench file