mixed HDL simulation model

I have a design in multi HDL languages. I use Quartus 13.0 wnd my target device is Cyclone V When I generate a build with QSYS, it generates Verilog and VHDL files for different IPs in synthesize ...