Message Waiting for clock in Signal tap for input external clock

This is custom board.
I found the reason and solution.
Clock from external board is routed to 4 input pins of FPGA, but used in the FPGA only one from them.
The solution: define rest pins as inputs in Pin Planner. Input pins were connected to external signal but not defined in Pin Planner.
Thank you to all.