Forum Discussion
sstrell
Super Contributor
1 year agoWhy don't you use an output clock of the PLL for your capture clock instead of the input reference clock? The output clock is what is used to clock your logic anyway (I presume) so that should be the clock you use for Signal Tap.