Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
No, there is no limit for channel depth. The larger the depth is, the more FPGA resources will be used. So, in some sense, it is limited by amount of available resources, which is different for every device.