MAX10 .sof and .pof programming problem - device remains tristate

Question

First time using MAX10.
I have  three LEDs connected, VHDL driving one low, one high and toggle third one.

I do compile, .sof is generated. Run programmer and autodetect.
Device is selected correctly as per hardware
I program .sof with JTAG and it show successful, but LEDs remain in tristate

So I tried the autogenerated .pof file, but it just fails programming to CFM0 ( single image)

to do this, I delete the .sof line in programmer and add the .pof file, it then shows the CFM0 and UFM.
I tick the CFM0 for programming
and click on start

DEV-OE pin is connected to GND
DEV-CLRn is floating
CONFIG_SEL = '1'
nConfig pulled to '1'
CONF_DONE and nSTATUS t oground via LED+resistor

In device pin options the following settings:

no tickboxes enabled
internal configuration
single compressed image
tickbox for "generate compressed bitstream" enabled

Any ideas welcome..

yuanli_s_intel · Answer

Can you share me what is the error message you get when you are programming POF using quartus programmer?

Meanwhile for the SOF file, can you check if your LED is connecting to the correct pin in the VHDL? It should work once SOF file is able to program into it.

ivor · Answer

Actually, I have just sorted out the problem.
Both the nStatus and CONF_DONE lines were just going to GND via resistor and LED. So I pulled them up to Vcc via 10k and then after SOF programming, the device came out of tristate and the POF programming then also worked.

Thanks for the reponse though.

My next issue is that the elf download fails due to not being able to pause or reset NIOS. Is there a simple example design to use to check that it is not some other hardware problem?

yuanli_s_intel · Answer

Hi,We have several design example for NIOS II on MAX 10. You may take a look at link below:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/tt/tt_my_first_nios_sw.pdfhttps://www.intel.com/content/dam/altera-www/global/en_US/uploads/4/4f/Hello_world_LCD_tutorial.pdfYou may find more design example at link below:https://fpgacloud.intel.com/devstore/If you have further question on NIOS, i would suggest you to create another thread in NIOS II category so that our NIOS expert in the community is able to assist.Regards,Bruce

Forum Discussion

MAX10 .sof and .pof programming problem - device remains tristate

3 Replies

Recent Discussions

Timing analysis - long combinational path

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Duplicate_hierarchy_depth / duplicate_register

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer