Altera_ForumHonored Contributor12 years agoMAX V - Reliability in design issues Hello, I am having trouble to develop a consistent/reliable program on a CPLD MAXV reference 5M2210ZF256C5. I am using the free version of Quartus v13.1.3 64Bits. The input clock of the...Show MoreSawtoothx.vhd5 KB
Altera_ForumHonored Contributor12 years agoI didn't the design in depth but the clocking looks good now.
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)