Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

MAX V - Reliability in design issues

Hello, I am having trouble to develop a consistent/reliable program on a CPLD MAXV reference 5M2210ZF256C5. I am using the free version of Quartus v13.1.3 64Bits. The input clock of the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Hello,

Taking into account your suggestions with clock enable signal, I made some modifications (Attachment). Would the functioning be more robust now and would the synthesiser would synthetize this properly without glitches?

Thank you in advance for your comments.