Math calculations in VHDL

Hi all, I need a little help with my design, there are a few issues that I'm trying to resolve. My design flow is as following: A signal is sampled by a 16bit A2D, multiplied by 2 another 16bit...