Macros with arguments in Verilog/SystemVerilog

Hi all, I want to used parameterized Verilog macros in my code. It looks somewhat as shown below: `define ACTIVE_EDGE posedge parameter ISO_SENSE=1; always @(`ACTIVE_EDGE iso...