Altera_ForumHonored Contributor13 years agoM144K and M9K memory blocks combined Hi, I am working on Stratix III EP3SL150F1152CN FPGA. I am trying to port a hardware with 524,287 bytes (4,194,296 bits) of data RAM and 2048 bytes (16,384 bits) of address ROM. The total capac...Show More
Recent DiscussionsReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)memory infer