Altera_ForumHonored Contributor17 years agoLVDS is input only in CycIII? no way! I just received the following error message from QuartusII using a CycIII for LVDS outputs. The errored pins are in bank 4. "Error: I/O standard LVDS on output or bidirectional pin DAC_data1p ...Show More
Altera_ForumHonored Contributor17 years agoFor lower data rates, also the RSDS_E_1R one resistor solution may be used.
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0