Altera_ForumHonored Contributor18 years agoLVDS is input only in CycIII? no way! I just received the following error message from QuartusII using a CycIII for LVDS outputs. The errored pins are in bank 4. "Error: I/O standard LVDS on output or bidirectional pin DAC_data1p ...Show More
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: