Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

lpm_fifo instatiation: Logic Elements not consumed

Hello, I am using the Megawizard module lpm_fifo in my design which gave me strange problem. I have a lpm_fifo in my design whose output (8 bits) q_o[7..0] is routed to another module. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

With most FPGA families, the FIFO should be expected to use internal RAM rather than LEs, unless you explicitely select a logiccell implementation.

However, when not output signals depend on the FIFO module, respectively it has no effective input or clock, it will be always removed by the fitter.

All the fifo pins are connected with other modules. Please refer to fifo0.bmp and fifo1.bmp