Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Long runtimes for Quartus II

Hi, I'm trying to run the following flow with Quartus: analysis and synthesis -> fitting -> assembler. I used the following two approaches: A. Give Quartus my RTL source files for analysis and...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

To improve routability, see the Quartus handbook, Volume 2, Section III, Chapter 8. There is a "Routing" section under "Resource Utilization Optimization Techniques (LUT-Based Devices). There is a "Reduce Routing Time" section under "Compilation-Time Optimization Techniques".

A couple of ways in addition to the interconnect usage messages to tell whether you have a routing problem:

The Fitter messages might have more than one placement and routing attempt with this message after each aborted attempt:

--- Quote Start ---

Info: Can't fit design in device - retrying with increased optimization, which may result in a longer processing time

--- Quote End ---

The routing time might be longer than normal compared to the placement time. It is normal for routing time to be a third to half the placement time.