Logic Analyzer Interface (LAI) using QUARTUS PRIME PRO 20.4

Question

Hi FPGA community,

I am trying to add a very simple logic analyzer interface (LAI) to my design. Once I did this, then I restarted the compilation. But The compilation does not go through. Normally the compilation time for my designs is around 2 h. But now with the LAI after 09 h it still at the beginning of P&amp;R (PLAN).
It was no problem to do the same thing using QUARTUS PRIME PRO 18.1.

Does anybody have any Idea, what’s going wrong here?

Best Regards
Jamil

sstrell · Answer

How full is your design?  Even though it worked in 18.1, perhaps your design is already pretty full and changed algorithms in 20.4 are preventing a successful P&amp;R.

nurina · Answer

Hi,Could it be that your design is using up too much resources? Can you check the Resources Summary in the Analysis &amp; Synthesis report?Regards,Nurina

jamil · Answer

Hi sstrell,

Thanks for your reply. No the design is for sure not full. We used approx. 40% of the logic ressources (LABs) and 8% of the memeory ressources.

BR
Jamil

jamil · Answer

Hi Nurina,

Yes of course I checked the logic utilizations. About 40% of logic uti (LABs) have been used and about 8% of the memory ressources.

I just added a small LAI to the design (6 banks x 4 signals).

Best Regards
Jamil

sstrell · Answer

I'd suggest quitting Quartus and then tossing the qdb folder for your project.  It's possible your compilation data is corrupted somehow.  Do a fresh compilation and see if that fixes the issue.

Forum Discussion

Logic Analyzer Interface (LAI) using QUARTUS PRIME PRO 20.4

6 Replies

Recent Discussions

how to reduce clock skew between synchronous clock

Duplicate_hierarchy_depth / duplicate_register

Quartus - Users getting license Notification with new license applied

Quartus messages web search goes to Intel

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?