Latches and other warnings

Hi all, Beginner in VHDL here. I'm trying to synthesize my VHDL code which works beautifully in the simulation, but absolutely fails to work on the real FPGA. Being a beginner and all, I h...