Forum Discussion

FPGA_chap's avatar
FPGA_chap
Icon for New Contributor rankNew Contributor
10 months ago

JESD204C example design I-series SOC Development Kit

I generated JESD204C example design project using Quartus 24.3.1 yesterday. It compiles and generated sof file. Although, the tool named the sof file as “limited”. It makes sense as it was using eval...