it's wrong!

library ieee; use ieee.std_logic_1164.all; entity mux1 is port ( a,b:in std_logic_vector(7 downto 0); sel:in std_logic_vector(1 downto 0); c :out std_logic_vector (7 downto 0) )...