Altera_Forum
Honored Contributor
13 years agoITB clock lines -- clk share between blocks : How ?
Hi
On Stratix IV GX230 board, I would like to use REFCLK_R5 (pins: G1, G2, on transceiver block BankQR2) to drive REFCLK_R1 (pins: AL1, AL2, on transceiver block BandQR0). Stratix IV handbook seems to suggest that this is feasible. On vol 2, section I, chapter 2, p.g. 2-1~8. Especially on p.g. 2-8, ITB section. We do not know how to do this on Quartus version 11.1. Could anyone help shed a light ? Thanks