Altera_Forum
Honored Contributor
15 years agoIssue with Avalon-ST bus
Hi all! I just wrote a vhdl core that has only one output signal, 48-bits wide, called 'mac'. I used the component editor in order to generate a _hw.tcl file and to use this core in SOPC buil...