Is there a way to optimize VHDL to limit FPGA routing?

You can identify multi cycle paths and false paths on the timing constraints. Multi cycle are when a signal had multiple clock cycles between changes (eg when you use a clock enable on a determined periodic basis) and paths are where paths may exist but you don't care about timing.