Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Is there a performance difference between variables vs direct assignments

Several years ago I wrote a small (I thought) 8-bit micro-controller core called the Open8. The current model is based very closely on the old Arc-lite/V8 instruction set, though I've modified a few ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

FWIW the nios cpu uses the 'clock enable' signal to tightly coupled memory blocks in order to keep the old output even though the address has changed.

This means that when the pipeline stalls it doesn't have to regenerate any addresses.