Forum Discussion
Altera_Forum
Honored Contributor
12 years agoYou may want to check the synthesis results in the 'RTL Viewer' (Tools -> Netlist Viewers -> RTL Viewer). It will show whether the variables have inferred registers and whether it is what you wanted.