Is there a performance difference between variables vs direct assignments

Like I said, its nothing to do with signals or variables - its behaviour, and how that behaviour maps to logic.

With good pipelining, on a cyclone 3 200-250MHz should be possible, so an extra couple of clocks of latency could still end up completing faster at that speed than fewer cycles at a slower clock. Thats where you have to work out the trade off.