Forum Discussion
Altera_Forum
Honored Contributor
16 years agoYes - the slowest register to register latency determines the max clock.
BUT Usually, to minimise the register to register delays, you increase the number of pipeline steps through the algorithm, which increases the latency of the algorithm as a whole.