Altera_ForumHonored Contributor17 years agoIntrroducing delay at pin level Hello All, I am new to the Quartus tool, I just need your help to solve my doubts. I wanted to that "How to introduce output delay at pin level" Example: I have two input signals in...Show More
Altera_ForumHonored Contributor17 years agoWhy can't you use a clock for introducing this delay? :confused:
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG