Forum Discussion

MAX10_nios2_terminal's avatar
MAX10_nios2_terminal
Icon for New Contributor rankNew Contributor
2 years ago

Intel Quatrus 22.1.2 , Qsys , DDR2 UniPHY IP generate error

Hi all, I have problem at Qsys for the generation of DDR2 IP. As i understand it is a common problem but there is no specific solution. I want to run an old project so i have regenerated and the pro...
Platform
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
2 years ago

So back up a bit. Can you show your Platform Designer system and connections and parameterization of the IP? This happens when you try to generate the a system or are you saying that you are just generating the IP and instantiating it in an upper-level design file?