inout Std_logic_vector Signal Test

What exactly are you refering to?

Do you want to simulate the design with a Cypress model?

Or do you need to build a memory controller.

The previous code you posted is simply test code and not synthesisable. You will have to write a memory controller to get it to work in real hardware.