In A10/C10 hard ip for PCIe, size of address pages can't be 128KB to 2MB

Hello, I'm testing PCIe on a C10 devkit by quartus 18.0pro. Application interface type = Avalon_MM(no DMA), Avalon_MM address width = 32bits. Under Avalon-MM settings tab, why size of address pag...