Implementing sequential flow in AHDL

Does AHDL have an equivalent of the VHDL 'process' or Verilog 'always @' constructs? If not, then is there a way to model it? Thanks.