if else statement in Verilog

I used to do a lot of C/C++ programming, and I do like to use for loop and if-else statement. 1. I tried to use if-else in Verilog. However, I always got an error which said that --- near text ...