Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

I am getting compiling error when I use Shift Right logic in VHDL by Quartus 6.2

Hi I am getting compiling error "can not determine defination of operation" when I am using shift right or shift left logic command in VHDL by Quartus-II tools rev6.2. :confused: is an...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Yes Frank.. That seems to be the best option when using VHDL.

Regards

Balu

--- Quote Start ---

Hello,

I normally use explicite bit assignments instead of shift operaters in VHDL, e. g. 

shiftreg <= '0' & shiftreg(shiftreg'left downto 1); -- right shift

Regards,

Frank

--- Quote End ---