Forum Discussion

Occasional Contributor

2 years ago

HPS -> FPGA Throughtput Experiment

Hi all, I am attempting an experiment to calculate the throughput of the HPS -> FPGA Bridge and the Visa-versa on the Stratix 10. I decided that I would use a FIFO in Quartus Platform Designer to ac...

Platform

EBERLAZARE_I_Intel

Regular Contributor

2 years ago

Hi,

I am still checking on the examples, we have for FPGA to HPS bridge example, HPS sets data on memory and then it is retrieved form the FPGA through mSGDMA.

We have a documentation on the bridges, but for Agilex SoC:

https://www.rocketboards.org/foswiki/Projects/SettingUpAndUsingBridgesOnAgilex

Forum Discussion

HPS -> FPGA Throughtput Experiment

Recent Discussions

how to reduce clock skew between synchronous clock

jtagserver.exe causing BSOD together with ftdi driver

Quartus - Users getting license Notification with new license applied

Quartus 13.1 including Signal Tap License

Installer cannot establish connection with SSL error