How to write the 125 Mhz frequancy in a testbench vhdl language

Hi, I'm beginner in VHDL, I have to devide the frequency from 125 Mhz to 1 Hz for that I used this code to generate the 1s clock --- generate the 1s clock --- process(clk,rst) ...