Forum Discussion
Altera_Forum
Honored Contributor
13 years agoYes, that should work. I assume you already have a create_clock constraint for the input clock on port {clk}, right?
Yes, that should work. I assume you already have a create_clock constraint for the input clock on port {clk}, right?