How to write a Verilog to implement -MULT(27x27) so that QPRO map the full functionality to 1 DSP?

Using QPRO it is possible to build an IP to implement -(X*Y) where X and Y are of 27 bit-width. However I find NO verilog writing style such that QPRO is able to map the full functionnality within 1 ...