Altera_ForumHonored Contributor16 years agohow to write a clock constraint for an LVDS clock IO.Hi, I want to write a clock constraint for a differential clock input. Best Regard,
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG