Forum Discussion
Altera_Forum
Honored Contributor
16 years agoIt is very easy. Refer to below:
library IEEE; use IEEE.std_logic_1164.all; Entity LED_light is port ( LED_out : out std_logic); end LED_light; Architechture RTL of LED_light is begin LED <= '1'; end RTL;